



Shri Mata Vaishno Devi University
Consolidated Result of B. Tech (ECE) Summer Semester , 2018
Dated: 23/7/2018

S. No.	Entry No	Student Name	Sem	CGPA	SGPA	Credit Earned	Backlog List
1	17BEC048	RUPAM GUPTA	2.5	6.47	4.43	30	* CSL 1021 Introdcution to C Programming(3) * ECL 1020 Basic Electrical Engineering(3) * ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4)
2	17BEC022	HIMANSHU NAGOTRA	2.5	6.34	4.43	29	* CSL 1021 Introdcution to C Programming(3) * ECL 1020 Basic Electrical Engineering(3) * ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECP 1030 Circuits & Simulation Lab(1) * PCN 1010 NSS(0)
3	17BEC005	ABHISHEK SINGH	2.5	6.27	6.43	44	Nil
4	17BEC064	VIMARSH KOUL	2.5	5.85	5	41	* CSL 1021 Introdcution to C Programming(3)
5	17BEC052	SHIVAM SHARMA	2.5	5.84	6	44	Nil
6	17BEC021	GURNAIN SINGH	2.5	5.59	4.43	27	* CSL 1021 Introdcution to C Programming(3) * CSP 1021 Programming lab(1) * ECL 1001 Introduction to Electronics Engineering(1) * ECL 1020 Basic Electrical Engineering(3) * ECL 1030 Electronic Circuits & Simulation(4) * ECP 1021 Electrical & Electronics Lab(1) * ECP 1030 Circuits & Simulation Lab(1) * MEL 1039 Engineering Graphics with CAD(2) * PCN 1010 NSS(0)
7	17BEC011	ARYAN MALHOTRA	2.5	5.47	4	38	* CSL 1021 Introdcution to C Programming(3) * ECL 1020 Basic Electrical Engineering(3)
8	16BEC023	DHANRAJ SINGH	4.5	6.61	8	92	Nil
9	16BEC061	SIMRAN CHOUDHARY	4.5	6.06	7.57	69	* ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECL 2020 Industrial Electronics(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * PHL 1011 Fundamentals of Physics(3)
10	16BEC012	ANTRIKSH DEEP	4.5	6.02	7.36	88	* ECL 2030 Linear Integrated Circuits & Applications(4)
11	16BEC076	SHIVANSH RAINA	4.5	6.44	6.57	88	* ECL 2040 Electromagnetic Field Theory(4)
12	16BEC038	NAYANIE GUPTA	4.5	5.9	9	92	Nil
13	16BEC066	URVI RAJPUT	4.5	5.83	8	92	Nil

Prepared by

Sd/-
JA (Examination)

Checked by

sd/-
AR (Examination)

Verified by

sd/-
Faculty I/c. Examination



Shri Mata Vaishno Devi University
Consolidated Result of B. Tech (ECE) Summer Semester , 2018
Dated: 23/7/2018

14	16BEC052	SAHIL GUPTA	4.5	5.66	2.91	62	* ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2151 Analog Communication Engineering(4) * ECL 2152 Digital Communication Engineering(4) * MTL 2023 Integral Transforms & Complex Analysis(3) * PCL 2042 Introduction to Logic(3) * PCN 1010 NSS(0)
15	16BEC005	ABHINAV SLATHIA	4.5	5.54	2.91	54	* ECL 1022 Network Analysis & Synthesis(4) * ECL 1030 Electronic Circuits & Simulation(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2071 Digital System Design using VHDL(4) * ECL 2151 Analog Communication Engineering(4) * ECL 2152 Digital Communication Engineering(4) * ECP 1030 Circuits & Simulation Lab(1) * ECP 2030 Linear Integrated Circuits Lab(1) * ECP 2060 Microprocessor Lab(1) * MTL 2023 Integral Transforms & Complex Analysis(
16	16BEC063	SUSHANT MOZA	4.5	5.52	7	73	* ECL 1030 Electronic Circuits & Simulation(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2151 Analog Communication Engineering(4) * MTL 2023 Integral Transforms & Complex Analysis(3)
17	16BEC062	SUKRITI MAHAJAN	4.5	5.51	4.43	43	* ECL 1020 Basic Electrical Engineering(3) * ECL 1022 Network Analysis & Synthesis(4)
18	16BEC068	VASU SOI	4.5	5.1	2.29	60	* ECL 1030 Electronic Circuits & Simulation(4) * ECL 2020 Industrial Electronics(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2071 Digital System Design using VHDL(4) * ECL 2151 Analog Communication Engineering(4) * ECP 1030 Circuits & Simulation Lab(1) * ECP 2070 Digital Electronics Lab(1) * MTL 2023 Integral Transforms & Complex Analysis(3) * PCL 2042 Introduction to Logic(3)

Prepared by

Sd/-
JA (Examination)

Checked by

sd/-
AR (Examination)

Verified by

sd/-
Faculty I/c. Examination



Shri Mata Vaishno Devi University
Consolidated Result of B. Tech (ECE) Summer Semester , 2018
Dated: 23/7/2018

19	15BEC006	AKHIL SHARMA	6.5	6	5.5	114	* ECL 1030 Electronic Circuits & Simulation(4) * ECL 2020 Industrial Electronics(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2071 Digital System Design using VHDL(4) * ECP 2030 Linear Integrated Circuits Lab(1) * ECP 2060 Microprocessor Lab(1) * ECP 2070 Digital Electronics Lab(1) * ECP 2071 VHDL Lab(1) * ECP 2201 Electronics Workshop Lab (1) * PCN 1010 NSS(0)
20	15BEC014	NAVITA	6.5	5.97	1.5	91	* CSL 1021 Introdcution to C Programming(3) * ECL 1022 Network Analysis & Synthesis(4) * ECL 2020 Industrial Electronics(4) * ECL 2030 Linear Integrated Circuits & Applications(4) * ECL 2040 Electromagnetic Field Theory(4) * ECL 2060 Microprocessor Systems(4) * ECL 2070 Digital Electronics(4) * ECL 2071 Digital System Design using VHDL(4) * ECL 2151 Analog Communication Engineering(4) * ECL 2152 Digital Communication Engineering(4) * ECL 3080 Embedded Electronics & Microcontrollers(3) * ECL 318
21	14BEC013	ANKIT KUMAR	8.5	6.45	7	172	Nil
22	14BEC007	AKARSHAN MAGOTRA	8.5	6.22	5	172	Nil
23	14BEC059	VIVEK KUMAR	8.5	6.03	8	172	Nil

Minimum Credits required for completion of B. Tech degree is 170 and minimum CGPA required is 5.00

“All efforts have been made to publish this result after checking the entries properly. However, the result can stand revised in case some discrepancy is observed. Please contact Examination Wing for more details on backlog.”

Prepared by

Sd/-
JA (Examination)

Checked by

sd/-
AR (Examination)

Verified by

sd/-
Faculty I/c. Examination